Valorisez vos réalisations phares sur People@HES-SO Plus d'infos
PEOPLE@HES-SO – Annuaire et Répertoire des compétences
PEOPLE@HES-SO – Annuaire et Répertoire des compétences

PEOPLE@HES-SO
Annuaire et Répertoire des compétences

Aide
language
  • fr
  • en
  • de
  • fr
  • en
  • de
  • SWITCH edu-ID
  • Administration
ID
« Retour
Vannel Fabien

Vannel Fabien

Professeur HES ordinaire

Compétences principales

Systèmes embarqués

IoT Internet Of Things

Smart Mobility

FPGA

Mobilité électrique

Low power

  • Contact

  • Enseignement

  • Recherche

  • Publications

  • Conférences

  • Portfolio

Contrat principal

Professeur HES ordinaire

Bureau: I304

Haute école du paysage, d'ingénierie et d'architecture de Genève
Rue de la Prairie 4, 1202 Genève, CH
hepia
Domaine
Technique et IT
Filière principale
Informatique et systèmes de communication
BSc HES-SO en Ingénierie des technologies de l'information - Haute école du paysage, d'ingénierie et d'architecture de Genève
  • Microcontrôleurs et Microinformatique
  • Systèmes embarqués
  • Microprocesseurs
  • Projet de Bachelor
MSc HES-SO en Engineering - HES-SO Master
  • FPGA - VHDL
  • FPGA-VHDL-Design of Soc on FPGA
  • Internet of Things
  • Suivi des travaux de Master

Terminés

SOMA - Self Organising Machine Architecture

Rôle: Collaborateur/trice

Financement: Fonds National Suisse

Description du projet :

SOMA is an adaptive reconfigurable architecture to the extent that it will dynamically re-organize both its computation and its communication by adapting itself to the data to process. SOMA is based on cellular computing since it targets a massively parallel, distributed and decentralized neuromorphic architecture. SOMA is a neuromorphic hardware system since its organization emerges from the interactions between neural maps transposed into hardware from brain observation.

Equipe de recherche au sein de la HES-SO: Upegui Posada Andres , Vannel Fabien , Schmidt Joachim , Berthet Quentin , Barrientos Diego

Partenaires académiques: Benoït Miramond, Université de Nice; Bernard Girau, Université de Lorraine; Nicolas Rougier, INRIA - Bordeaux

Durée du projet: 01.03.2018 - 01.12.2021

Montant global du projet: 461'238 CHF

Url du site du projet: https://www.hes-so.ch/fr/self-organizing-machine-architecture-soma-13298.html

Publications liées:

  • SCALPsim. a tool for modeling asynchronous Self-Organizing 3-D NoC architectures
  • Dynamic Structural and Computational Resource Allocation for Self-Organizing Architectures
  • Cellular Self-Organising Maps-CSOM
  • Pruning self-organizing maps for cellular hardware architectures
  • SCALP: Self-configurable 3-d cellular adaptive platform
  • Self-organizing neurons: toward brain-inspired unsupervised learning
  • Neuromorphic hardware as a self-organizing computing system

Statut: Terminé

iNUIT-2014: ArchSensor : vers une architecture web of things sémantique pour des capteurs distribués
AGP

Rôle: Co-requérant(s)

Requérant(e)s: VS - Institut Systèmes industriels, Mudry Pierre-André, VS - Institut Systèmes industriels

Financement: HES-SO Rectorat

Description du projet : L'objet de ce projet est de proposer une plateforme matérielle et logicielle intégrant différentes technologies existantes pour le monitoring d'évènements à l'aide de capteurs distribués et mobiles. Pour le réaliser, nous allons développer un gateway permettant de connecter différents capteurs environnementaux afin de les rendre accessibles sur le web. Nous développerons conjointement un data model permettant d'homogénéiser l'accès à ces capteurs par le biais de données sémantiques que nous rendrons disponibles au travers d'une API RESTful. Dans le contexte de la surveillance de foules, nous allons également proposer un ensemble de capteurs physiologiques portables permettant de surveiller de déterminer le niveau de stress de personnes clé, ce qui nous donnera une indication des évènements. Le coeur de ce projet sera ainsi une brique essentielle et modulaire pour le programme iNUIT, utilisé au départ pour les événements et, dans un second temps, étendu à la ville entière.

Equipe de recherche au sein de la HES-SO: Clausen Michael , Rudaz Patrice , Gallay Steve , Mudry Pierre-André , Gantel Laurent , Vannel Fabien , Abegg Christian , Métrailler Christopher , Papon Charles , Pignat Marc

Partenaires académiques: VS - Institut Systèmes industriels; hepia inIT; Mudry Pierre-André, VS - Institut Systèmes industriels

Durée du projet: 01.02.2014 - 30.09.2015

Montant global du projet: 220'000 CHF

Statut: Terminé

AcceleRation on heteRogenous cOmputing hardWare
AGP

Rôle: Collaborateur/trice

Financement: HES-SO Rectorat; VS - Institut Systèmes industriels; ReDS; hepia inIT; FR - EIA - Institut IPRINT; Analyse de données; hepia inIT

Description du projet : " The goal of the project is to develop a prototype of an embedded heterogeneous high performance computation platform based on FPGAs, GPUs, and CPUs. Such platform will provide the possibility to execute a given task on the platform offering the better performances according to the tasks nature. We will mainly focus on the technical aspects concerning system setup and efficient data transmission between the different components of the system. At the end of the project we will present with a demonstrator of an embedded heterogenous computing platform running a real-world application. "

Equipe de recherche au sein de la HES-SO: Upegui Posada Andres , Mudry Pierre-André , Gantel Laurent , Bilat Cédric , Bullot Dominique , Vannel Fabien , Rossier Daniel , Pignat Marc

Durée du projet: 01.05.2013 - 31.10.2014

Montant global du projet: 300'000 CHF

Statut: Terminé

Design d'une liaison Ethernet sur fibre optique 10Giga
AGP

Rôle: Co-requérant(s)

Requérant(e)s: ReDS

Financement: HES-SO Rectorat; Socle Ra&D; hepia inIT

Description du projet : L'objectif du projet est de fournir un ensemble de méthodologies, de règles et un design pour la mise en 'uvre de liaisons série à haut débit à 10 Gigabits/sec de façon fiable et efficace. Le but est d'investiguer les différentes étapes de mise en 'uvre d'un lien Ethernet 10Giga, soit: - carte électronique (PCB): règles de routage du PCB, maîtrise des impédances, stack-up, simulation. - transceiver des FPGAs: configuration et réglage, mesure qualité signal, outils EDA. - protocole Ethernet: générateur/analyseur, PCS 10Giga, BER, domaine d'horloge, vérification. Les résultats du projet comprendront un design Ethernet pour 2 technologies de FPGA, un ensemble de règles et de méthodologies, des designs de configuration des transceiver et des tutoriaux sur l'utilisation des outils EDA pour la conception, la réalisation et la validation de lien à 10Giga à l'ensemble des membres de la HES-SO et des PMEs. Le projet permettra la mise en 'uvre d'un générateur de trafic Ethernet 10Giga sur 10 liaisons en parallèle pour tester et valider un système de transmission sécurisée à 100Gigabits/sec.

Equipe de recherche au sein de la HES-SO: Coeudevez Pascal , Petraglio Enrico , Messerli Etienne , Gantel Laurent , Donzelot Christophe , Vannel Fabien , Auberson Olivier , Dolivo Yann

Partenaires académiques: ReDS; IICT

Durée du projet: 01.03.2013 - 30.06.2014

Montant global du projet: 164'100 CHF

Statut: Terminé

2020

A FPGA-Based Post-Processing and Validation Platform for Random Number Generators
Article scientifique

Upegui Posada Andres, Gantel Laurent, Duc Alexandre, Steiner Lucie, Vannel Fabien, Glück Florent

2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 2020

2018

Pruning self-organizing maps for cellular hardware architectures
Article scientifique

Upegui Posada Andres, Vannel Fabien, Beno]it Miramond, Bernard Girau, Nicolas Rougier

2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2018

Lien vers la publication

SCALP: Self-configurable 3-d cellular adaptive platform
Article scientifique

Upegui Posada Andres, Vannel Fabien, Barrientos Diego, Schmidt Joachim, Abegg Christian, Damien Buhlmann

2018 IEEE Symposium Series on Computational Intelligence (SSCI), 2018

Lien vers la publication

2014

Dynamic parallel reconfiguration for self-adaptive hardware architectures
Article scientifique

Upegui Posada Andres, Vannel Fabien, Laurent Fiack, Benoït Miramond

2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2014

2009

Continuous high speed coherent one-way quantum key distribution
Article scientifique ArODES

Damien Stucki, Claudio Barreiro, Sylvain Fasel, Jean-Daniel Gautier, Olivier Gay, Nicolas Gisin, Rob Thew, Yann Thoma, Patrick Trinkler, Fabien Vannel, Hugo Zbinden

Optics express,  2009, vol. 17, no. 16, pp. 13326-13334

Lien vers la publication

Résumé:

Quantum key distribution (QKD) is the first commercial quantum technology operating at the level of single quanta and is a leading light for quantum-enabled photonic technologies. However, controlling these quantum optical systems in real world environments presents significant challenges. For the first time, we have brought together three key concepts for future QKD systems: a simple high-speed protocol; high performance detection; and integration both, at the component level and for standard fibre network connectivity. The QKD system is capable of continuous and autonomous operation, generating secret keys in real time. Laboratory and field tests were performed and comparisons made with robust InGaAs avalanche photodiodes and superconducting detectors. We report the first real world implementation of a fully functional QKD system over a 43dB-loss (150km) transmission line in the Swisscom fibre optic network where we obtained average real-time distribution rates over 3 hours of 2.5bps.

2007

Bio-inspired cellular machines towards a new electronic paper architecture
Thèse de doctorat

Vannel Fabien

2007,  Lausanne - Suisse : EPFL

Mange Daniel

Lien vers la publication

Résumé:

Information technology has only been around for about fifty years. Although the beginnings of automatic calculation date from as early as the 17th century (W. Schickard built the first mechanical calculator in 1623), it took the invention of the transistor by W. Shockley, J. Bardeen and W. Brattain in 1947 to catapult calculators out of the laboratory and produce the omnipresence of information and communication systems in today's world. Computers not only boast very high performance, capable of carrying out billions of operations per second, they are taking over our world, working their way into every last corner of our environment. Microprocessors are in everything, from the quartz watch to the PC via the mobile phone, the television and the credit card. Their continuing spread is very probable, and they will even be able to get into our clothes and newspapers. The incessant search for increasingly powerful, robust and intelligent systems is not only based on the improvement of technologies for the manufacture of electronic chips, but also on finding new computer architectures. One important source of inspiration for the research of new architectures is the biological world. Nature is fascinating for an engineer: what could be more robust, intelligent and able to adapt and evolve than a living organism? Out of a simple cell, equipped with its own blueprint in the form of DNA, develops a complete multi-cellular organism. The characteristics of the natural world have often been studied and imitated in the design of adaptive, robust and fault-tolerant artificial systems. The POE model resumes the three major sources of bio-inspiration: the evolution of species (P: phylogeny), the development of a multi-cellular organism by division and differentiation (O: ontogeny) and learning by interaction with the environment (E: epigenesis). This thesis aims to contribute to the ontogenetic branch of the POE model, through the study of three completely original cellular machines for which the basic element respects the six following characteristics: it is (1) reconfigurable, (2) of minimal complexity, (3) present in large numbers, (4) interconnected locally with its neighboring elements, (5) equipped with a display capacity and (6) with sensor allowing minimal interaction. Our first realization, the BioWall, is made up of a surface of 4,000 basic elements or molecules, capable of creating all cellular systems with a maximum of 160 × 25 elements. The second realization, the BioCube, transposes the two-dimensional architecture of the BioWall into a two-dimensional space, limited to 4 × 4 × 4 = 64 basic elements or spheres. It prefigures a three-dimensional computer built using nanotechnologies. The third machine, named BioTissue, uses the same hypothesis as the BioWall while pushing its performance to the limits of current technical possibilities and offering the benefits of an autonomous system. The convergence of these three realizations, studied in the context of emerging technologies, has allowed us to propose and define the computer architecture of the future: the electronic paper.

2020

A FPGA-based post-processing and validation platform for random number generators
Conférence ArODES

Laurent Gentel, Alexandre Duc, Lucie Steiner, Fabien Vannel, Andres Upegui, Florent Gluck

Proceedings of 2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 18-22 May 2020, New Orleans, USA

Lien vers la conférence

Résumé:

Cryptography and computer security rely heavily on random numbers for key exchange of authentication algorithms. However, current Internet-of-Things (IoT) device security is often based on poor quality pseudo-random number generators (PRNGs). This issue can be overcome using true random number generators (TRNGs) that may offer better quality and higher security. Nonetheless, TRNG often provide slow throughput and require post-processing to correct hardware biases and ensure the desired statistical behavior. In this paper, we present a FPGA-based hardware platform able to validate and post-process multiple TRNG sources. Moreover, we propose a hardware implementation of a provably secure post-processing algorithm called SPRG. Based on the sponge construction and the Keccak-f standard, it improves random number quality while maintaining high data throughput. A full platform providing hardware acceleration has been implemented on a Xilinx Kintex- 7 FPGA board to test the validity of the generated numbers through χ 2 and SP800-90B online statistical tests, and to improve the randomness using AIS-31 or SPRG post-processing hardware cores. The proposed platform is modular and targets both IoT edge devices and back-end servers.

2018

SCALP :
Conférence ArODES
self-configurable 3-D cellular adaptive platform

Fabien Vannel, Diego Barrientos, Joachim Schmidt, Christian Abegg, Damien Buhlmann, Andres Upegui

Proceedings of 2018 IEEE Symposium Series on Computational Intelligence (SSCI), 18-21 November 2018, Bangalore, India

Lien vers la conférence

Résumé:

Parallel computation has appeared as the most promising technique to circumvent the limitations imposed by power consumption in order to continue increasing computation power, making thus manycore architectures a promising computer organization approach. Interconnecting and coordinating such high amount of computation nodes in an efficient manner is a hot research topic, several approaches to Network-on-chip architectures propose solutions for this. This paper presents a 3D multi-FPGA hardware platform permitting to prototype 3D NoC architectures with dynamic topologies. More precisely, we intend to use it to prototype self-adaptive and self-organizing hardware architectures in which the computation performed by a node and the interconnections between these nodes can be dynamically modified, being these modifications triggered by the platform itself. This paper presents the overall hardware organization and gives some hints about how to use it.

Pruning self-organizing maps for cellular hardware architectures
Conférence ArODES

Andres Upegui, Bernard Girau, Nicolas Rougier, Fabien Vannel, Benoît Miramond

Proceedings of 2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 6-9 August 2018, Edinburgh, UK

Lien vers la conférence

Résumé:

Self-organization is a bio-inspired feature that has been poorly developed when it comes to talking about hardware architectures. Cellular computing approaches have tackled it without considering input data. This paper introduces the SOMA architecture, which proposes an approach for self-organizing machine architectures. In order to achieve the desirable features for such machine, we propose PCSOM, a bio-inspired approach for self-organizing cellular hardware architectures in function of input data. PCSOM is a vector quantization algorithm defined as a network of neurons interconnected through synapses. Synapse pruning makes it possible to organize the cellular system architecture (i.e., topology and configuration of computing elements) in function of the content of input data. We present performance results of the algorithm and we discuss the benefits of PCSOM compared to other existing algorithms.

Réalisations

Sans date

hepialight

 2025 ; Carte électronique d'initiation à la programmation informatique

Collaborateurs: Vannel Fabien

hepiaLight est une carte électronique programmable. Elle est composée d'une matrice d'affichage à led, de quatre boutons tactiles capacitifs et d'un accéléromètre. Mais surtout d'un microcontrôleur qui permet d'exécuter un programme. 

La carte est destinée à la découverte et l'apprentissage de la programmation.

Médias et communication
Nous contacter
Suivez la HES-SO
linkedin instagram facebook twitter youtube rss
univ-unita.eu www.eua.be swissuniversities.ch
Mentions légales
© 2021 - HES-SO.

HES-SO Rectorat